I. INTRODUCTION
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Digital Object Identifier 10.1109/JESTPE.2016.2642399 microgrid (MG) has also been proposed [1] - [4] . Compared to ac MG, dc MG can shorten the energy conversion chain by reducing the number of dc/ac or ac/dc converters. Meanwhile, they also feature the advantages of higher efficiency, enhanced reliability, lower control complexity, and so on [5] , [6] . Moreover, dc MG can overcome some disadvantages of ac systems, such as transformer inrush current, frequency synchronization, reactive power flow, and power quality issues [7] , [8] , and dc MG is developing rapidly. The low-voltage dc MG is mainly composed of DGs, energy storages (ESs), power converters, and ac and dc loads, as shown in Fig. 1 . When single-phase inverters with ac loads are injected into dc MG, instantaneous output power of singlephase inverters ripples at double output voltage frequency, which leads to generate the second ripple current (SRC) in the front-end energy storage converter (ESC). If the peak-to-peak value of the SRC is above 8% of the rated current, it would not only lead to damage to the electrode and electrolyte of the batteries [9] , but also reduce the efficiency and lifespan of the batteries [10] . Simultaneously, the SRC also wastes the capacity of the ESCs, influences the lifespan of the power converters [9] , and increases the current stress and power loss of the power switching devices [11] . Therefore, it is necessary to suppress the SRC.
Considering the impacts of PV converters in MPPT modes, when there is sufficient power and energy reserve within the ESs, the ESs terminals assume dc bus regulation responsibility [12] . The ESCs have three operation modes: buck 2168-6777 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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modes, boost modes, and nonworking modes. If the load power consumption is below the output power of PV arrays when PV converters are in MPPT modes, the superfluous energy will charge the ESs and the ESCs will work in buck modes. If the load power consumption is above the output power of PV arrays when PV converters are in MPPT modes, the ESs will be discharged to provide the power deficit and the ESCs will work in boost modes. If the load power consumption is equal to the output power of PV arrays when PV converters are in MPPT modes, the ESs and the ESCs will not work. In these three operation modes, the SRC will penetrate into the PV converters and ESCs. References [13] - [15] have addressed the solutions for the SRC issue in PV converters, which realize MPPT of PV arrays, and the SRC in the PV converters is well suppressed. If the existing SRC suppression methods for PV converters, which realize MPPT of PV arrays, are adopted and the loop gain of the ESCs is relatively high, most of the SRC will penetrate into the ESCs that regulates dc bus voltage. Therefore, when analyzing the SRC alone in the low-voltage standalone dc MG, PV converters in MPPT modes can be omitted [16] . A variety of approaches in reducing the SRC has been proposed in previous publications. A boost dc/dc converter topology with the novel capability has been proposed in [17] to cancel the input current ripple at an arbitrarily preselected duty cycle, which is accomplished without increasing the count of the number of components. In [18] , a coupled inductor and an auxiliary inductor are utilized to obtain ripple-free input current and achieve zero-voltage-switching operation of the main and auxiliary switches. A novel high step-up converter has been proposed for a front-end photovoltaic system [19] , which not only reduces the current stress through each power switch, but also constrains the input current ripple.
Another approach is to force the SRC in the front-end ESC to flowthrough dc bus capacitor. In [20] , an advanced active control technique has been proposed to incorporate a current control loop in the dc/dc converter for ripple reduction, but the dynamic performance needs to be further improved. The inductance current feedback control method by single bandpass filter (BPF) has been proposed in [21] , which can reduce the closed-loop impedance of the ESC at nondouble output voltage frequency and improve the dynamic performance of the system at the load mutation by the BPF. However, due to select range limitation of the quality factor, the closed-loop impedance of the ESC at double output voltage frequency in [21] is lower than that in [22] , so the SRC is less reduced. The capacitance voltage feedback control method by single BPF has been proposed in [22] . It effectively reduces the SRC, but there is no single BPF in the inductance current feedback; the closed-loop impedance of the ESC at nondouble output voltage frequency in [22] is higher than that in [21] , weakening the dynamic performance of the system at the load mutation.
In addition, the circulating current issue will arise if there is a mismatch in the output voltage deviation of parallel ESCs. To solve this problem, a modified droop control method by utilizing the information of no-load circulating current has been proposed in [23] , to overcome the effect of error in nominal voltages and reduce the circulating current. References [24] and [25] present a hierarchical control method for dc/dc converters to suppress the circulating current and improve the system performance. In [26] , the droop controller is employed to achieve independent operation and the average voltage and current controllers are used in each converter to simultaneously enhance the current sharing accuracy and restore dc bus voltage. Distribution voltage control using adaptive droop coefficient in local controller has been proposed to obtain better voltage regulation in [27] . An adaptive droop scheme is proposed for multiterminal dc grids in [28] to share the load according to the available headroom of converters. An adaptive droop resistance technique can compensate for the adaptive voltage positioning control in a boost dc/dc converter in [29] . However, the impact of the output power caused by the line impedance and equivalent output impedance has not been considered in the above methods.
In this paper, the SRC suppression by two BPFs and the current sharing method for the ESCs in dc MG is proposed. This paper is organized as follows. The circulating current and SRC are analyzed, and the whole control method for parallel ESCs is proposed in Section II. Section III presents an adaptive droop control method by introducing the fine-tuning virtual resistances in series. Section IV shows the SRC suppression method by two BPFs for the ESC. Finally, simulations and experiments are illustrated and discussed in Section V. Some conclusions are given in Section VI.
II. CIRCULATING CURRENT, SRC ANALYSIS, AND PROPOSED CONTROL METHOD FOR PARALLEL ESCS
A. Analysis of the Circulating Current Among the ESCs
A diagram of parallel ESCs in dc MG with ac loads is shown in Fig. 2 . The buck-boost converter named the ESC achieves the bidirectional energy flow between the batteries and the dc bus of dc MG. The single-phase full-bridge inverters with LC filters can effectively reduce high-frequency harmonic current. The load is simulated by the dc/ac inverters.
In Fig. 2 , u bj and i bj are the output voltage and current of the j th ( j = 1, 2, . . . , n) batteries, respectively. L j and C j are the inductance and capacitance of the j th ESC, respectively. i L j and i C j are separately the currents flowing through L j and C j . u dc j and i j are the output voltage and current of the j th ESC. i c1 j is the circulating current flowing from the first ESC to the j th ESC. u loadh and i loadh are the input dc-link voltage and current of the hth (h = 1, 2, . . . , m) inverter, respectively. L f h and C f h are the filter inductance and capacitance of the hth inverter with ac loads R h , respectively. u oh and i oh are the output voltage and current of the hth inverter, respectively. P oh is the output active power of ac loads R h . The line impedance is Z line j = r line j + j X line j . Since the line resistance is much larger than the line reactance in the low-voltage system [2] , Z line j = r line j is assumed and selected in this paper.
A simplified diagram of parallel ESCs is shown in Fig. 3 , where E j ( j = 1, 2) is the output voltage without the load, Z oj (Z oj = r oj + j X oj ) is the equivalent output impedance, and R e is the equivalent resistance of ac loads connected to dc bus through the inverters. i 1 and i 2 can be expressed as
The circulating current flowing from the first ESC to the second ESC i c12 can be defined as
Since R e is much larger than the line resistance, r line1 and r line2 , r line1 r line2 can be ignored, and i 1 and i 2 can be simplified to
where i 1 and i 2 are the currents flowing from the first ESC and the second ESC to the equivalent load R e , respectively.
As a result, the total circulating currents of the nth ESCs i Cn can be expressed as
. . .
where i Cn is the sum of the circulating currents flowing from the nth ESC to other ESC.
B. Mechanism of the SRC for the ESC
The output voltage of the hth inverter is supposed to be ideally sinusoidal. For a linear load, the output voltage and current of the hth inverter can be expressed as
where U oh , I oh , and ω o are separately the output voltage amplitude, output current amplitude and angular frequency of the hth inverter, and ϕ is the load impedance angle.
From (5), instantaneous output power of the hth inverter can be expressed as
Suppose the efficiency of the inverter is η. Since the ripple of dc bus voltage u dc is very small, dc bus voltageu dc = U dc . The total instantaneous output power of the inverters can be also expressed as
where p inh is instantaneous input power of the hth inverter. So, the output current of the j th ESC can be expressed as
where λ j is the proportion coefficient of instantaneous output power of the j th ESC,
According to (8) , the output current i j is mainly composed of two components. One is dc component I dc j and the other is the SRC i 2nd j . I dc j and i 2nd j can be expressed as
(U oh I oh cos ϕ)
The equivalent circuit diagram of the single ESC is shown in Fig. 4 . It is obvious that i 2ndj will flow into the inductanceL j and capacitance C j of the j th ESC. So, there will be the SRC in i L j and i C j . The SRC in i L j increases the current stress and power loss of the power switching devices. Therefore, it is necessary to suppress the SRC in the inductance current.
C. Proposed Control Method for Parallel ESCs
As shown in Fig. 5 , the SRC suppression method by introducing two BPFs into the output voltage and inductance current feedback of the ESC is proposed, and an adaptive droop control method by introducing the fine-tuning virtual resistances is adopted to sharing currents among the ESCs. R droop j and R droop j are separately the nonfine-tuning and fine-tuning virtual resistances of the j th ESC. u * dc r ef is the output voltage reference of the ESC when the fine-tuning virtual resistances are introduced into the output voltage and inductance current feedback of the ESC. i * L j is the inductance current reference of the j th ESC. G u (s) is the transfer function of PI controller in the outer voltage loop. G i (s) is the transfer function of P controller in the inner current loop. G pwm is the gain of the ESC.
are separately the feedback coefficients of the capacitance voltage and inductance current. H u and H i are separately the sensor coefficients of the capacitance voltage and inductance current. r d is the equivalent resistance connected to the inductance in series.
III. ADAPTIVE DROOP CONTROL METHOD FOR PARALLEL ESCS
To reduce the output voltage deviation of parallel ESCs and improve the output current sharing among the ESCs, an adaptive droop control method by introducing the fine-tuning virtual resistances is adopted as shown in Fig. 5 . A simplified diagram of parallel ESCs with the virtual resistances is shown in Fig. 6 . The droop control with the virtual resistances can be expressed as (10) where u dc1 r ef and u dc2 r ef are separately the output voltage references when the virtual resistances are introduced into the first and second ESCs. Since the equivalent output reactance can be ignored, the equivalent impedances are expressed as Z o1 = r o1 Z o1 = r o1 and Z o2 = r o2 under the dc component. The relationship between the expressed as
where R 1 = r o1 + r line1 , and R 2 = r o2 + r line2 . Considering the line resistances, the line power loss of the ESC can be expressed as
The output currents of the first ESC i 1 and the second ESC i 2 can be expressed as
where
Therefore, the circulating current i c12 can be expressed as
The circulating current power loss can be expressed as
Using (12) and (13), the line power loss can be expressed as
From Fig. 5 , the input variables E j ( j = 1, 2) and i j can obtain the line power loss P line and the circulating current power loss P c12 using (15) and (16) . The relationship curves between the line power loss P line , the circulating current power loss P c12 , P line + P c12 , and R droop2 are shown in Fig. 7 , where P line increases and P c12 decreases continuously with increase in R droop2 . Considering the allowed range of the deviation between the output voltage and rated voltage for each ESC, Fig. 7 . Relationship curves between the line power loss P line , the circulating current power loss P c12 , P line + P c12 , and R droop2 . 
while the sum of P line and P c12 reaches the minimum value, the appropriate R droop2 is obtained.
The output voltages of parallel ESCs may have a certain deviation when the virtual resistances are introduced into parallel ESCs. So, the virtual resistances have to be fine-tuned to make the output voltages of parallel ESCs equivalent. The droop characteristics of the fine-tuning virtual resistances are shown in Fig. 8 , where m 1 and m 2 are the droop control curves of the first and second ESCs with the nonfine-tuning virtual resistances, respectively, m 3 and m 4 are the droop control curves of the first and second ESCs with the fine-tuning virtual resistances, respectively,and u 1 and u 2 are the variations of the voltages u dc1 and u dc2 of the first and second ESCs from introducing the nonfine-tuning virtual resistances to the fine-tuning virtual resistances, respectively.
From Fig. 8(a) , if (u dc1 − u dc2 ) > 0, the fine-tuning virtual resistances R droop1 and R droop2 can be expressed as
where k 1 and k 2 are the droop correction parameters. k 2 > k 1 is selected in order to make the dropout values of the output voltages of parallel ESCs within a certain range. Using (10) and (17), if (u dc1 − u dc2 ) > 0, the droop correction parameters k 1 and k 2 can be expressed as
where ε u is the half of the allowed maximum output voltage deviation of parallel ESCs. From Fig. 8(b) , if (u dc1 − u dc2 ) < 0, the fine-tuning virtual resistances R droop1 and R droop2 can be expressed as
Using (10) and (19), if (u dc1 − u dc2 ) < 0, the droop correction parameters k 1 and k 2 can be expressed as
While (u dc1 − u dc2 ) = 0, the fine-tuning virtual resistances R droop1 and R droop2 can be expressed as
From Fig. 5 , the virtual resistances R droop j can change into the fine-tuning virtual resistances R droop j using (17)- (21). Meanwhile, the output voltages of parallel ESCs are equivalent when the fine-tuning virtual resistances are introduced into parallel ESCs. So, the adaptive droop control method eliminates the circulating current and improves the output current sharing between parallel ESCs.
IV. SRC SUPPRESSION METHOD BY TWO BPFs FOR THE ESC
A. SRC Suppression Method by Two BPFs and Its Dynamic Performance Analysis
The equivalent transformation diagram of the SRC suppression method is shown in Fig. 9 . The feedback of the inductance current i L1 is moved back to the output of PWM from the input of P controller in the inner current loop. The virtual impedance Z s (s) can be expressed as
Different feedback coefficients of the SRC suppression method are given in Table I . The impacts of the SRC suppression and dynamic performance caused by the feedback coefficients are analyzed and the appropriate control parameters are selected while the SRC suppression and dynamic performance are the best.
From Fig. 9(b) , the SRC in the inductance current i L1 depends on the capacitance C 1 connected to the closed-loop impedance Z L in parallel. Assumed that the capacitance C 1 is constant, the closed-loop impedance Z L increases in order to decrease the SRC in the inductance current i L1 . The closedloop impedance Z L can be expressed as
The outer voltage loop gain can be expressed as The transfer function of the closed-loop of the system can be expressed as
Bode diagrams of the closed-loop impedances are shown in Fig. 10 . The closed-loop impedance presents high impedance at the whole output voltage frequency in case I. So, the SRC suppression and dynamic performance of the system at the load mutation need to be improved. Compared to cases I and II, the amplitude of the closed-loop impedance reaches the maximum value at double output voltage frequency in cases III and IV, which effectively reduce the SRC.
Magnitude-frequency curves of the outer voltage loop gains are shown in Fig. 11 , where f o is the frequency of the output voltage for the hth inverter. The instantaneous output power of the hth inverter ripples at double output voltage frequency, which leads to generate the SRC with the same frequency in the ESC. Compared to cases I and III, the cutoff frequencies in the outer voltages loop are increased in cases II and IV, which improve the dynamic performance in the case of a very low cutoff frequency in the outer voltage loop in case I.
Unit step dynamic responses of the ESC are shown in Fig. 12 . Compared to cases I and III, the regulation time and overshoot are the minimum value in cases II and IV, which improve the dynamic performance of the system at the load mutation. So, the SRC suppression method by two BPFs not only effectively reduces the SRC, but also improves the dynamic performance of the system at the load mutation. 
B. Control Parameters Selection and Stability Analysis
The transfer function of the BPF G b (s) can be expressed as
where Q is the quality factor of the BPF.
Bode diagrams of the BPF with Q = 0.25, 1, 2 are shown in Fig. 13 . The function of the BPF is that the signals are allowed to pass within a certain range of the transmission band. Meanwhile, the signals that are lower than the minimal limit frequency and higher than the maximal limit frequency are attenuated and inhibited. The larger the value of Q is, the better the wave-passed characteristic is, but the smaller the range of the frequency is. System responses to unit step change with Q = 0.25, 1, 2 are shown in Fig. 14 . The regulation time and overshoot increase when Q enlarges, which can influence the dynamic performance of the ESC at the load mutation. So, Q = 1 is selected when the wave-passed characteristic and dynamic performance are considered. (25) , the characteristic root equation of the closedloop transfer function of the system can be expressed as
where Table II . The first array coefficients of the routh table must be positive in order to meet the steady condition of the closedloop system. In other words, the characteristic roots are all in the left-half-plane of s. The relationship among the virtual resistance r s , feedback coefficient H u , and the first array coefficients in the routh table are shown in Fig. 15 . From  Fig. 15(a) , Y 1 is always above zero with changes in the virtual resistance r s and feedback coefficient H u . From Fig. 15(b) , when the feedback coefficient H u is constant, Y 3 increases continuously with increase in the virtual resistance r s . When the virtual resistance r s is constant, Y 3 decreases continuously with increase in the feedback coefficient H u . The part surrounded by the curves l 1 , l 2 and l 3 indicates Y 3 is below zero. From Fig. 15(c) , Y 5 is always above zero with changes in the virtual resistance r s and feedback coefficient H u . Therefore, when the virtual resistance r s and feedback coefficient H u are not in the part surrounded by the curves l 1 , l 2 and l 3 , the closed-loop system is steady.
C. Impact of the Equivalent Output Resistance of the Proposed Control Method
Under the dc component and the SRC, the equivalent output impedance of each ESC is designed to the larger resistance in order to effectively eliminate the effect of the different line resistances, suppress the circulating current, and realize the output current sharing among the ESCs.
Bode diagrams of the equivalent output impedances under the different control methods are shown in Fig. 16 . The control method without the virtual resistance and SRC suppression is defined as "control method A." The control method with the virtual resistances but not introducing the SRC suppression is defined as "control method B." The control method with the adaptive droop control method but not introducing the SRC suppression is defined as "control method C." The proposed control method is defined as "control method D."
Using control method A, the equivalent output impedance Z o1 can be expressed as
The control methods B and C are similar. So, taking control method C as the study object, the equivalent output impedanceZ o1 can be expressed as Using the proposed control method, the equivalent output impedance Z o1 can be expressed as
where 
From Fig. 16 , compared to control method A, the equivalent output impedance Z o1 is the larger resistance in the low frequency range in control method C, which decreases the effect of the different line resistances, but the influence of the SRC is not considered. Compared to control method C, the proposed control method not only has the advantages of control method C, but also makes the equivalent output impedance Z o1 resistive and the larger amplitude at double output voltage frequency, which is in favor of the circulating current suppression among the ESCs, realizes the output current sharing, and effectively reduces the SRC.
V. SIMULATION AND EXPERIMENT
In order to verify the validity of the proposed control method, the simulation model of parallel ESCs in the low-voltage dc MG is built using PSIM 9.0 based on Fig. 2 . The system parameters are shown in Table III .
The single group of single-phase ac loads is injected into dc MG, and its active power is approximately equal to 200 W. The simulation results of the output voltage u dc j , output current i j , circulating current i c1 j , output power P j , and inductance current i L j under different control methods with single group ac loads are shown in Fig. 17 . From Fig. 17(a) second ESC is equal to the output voltage of the first ESC. Compared to control method B, control method C makes the output voltages of parallel ESCs equivalent, eliminates the circulating current, and improves the output current sharing between parallel ESCs.
From Fig. 17(c) , during time 0-20 ms, control method C is used to simulate for each ESC. During time 20-40 ms, control method D is used to simulate for each ESC. Initially, up to 20 ms, the peak-to-peak of the SRC is 1 A. At time 25 ms, the peak-to-peak of the SRC is 0.4 A. Compared to control method C, control method D not only makes the output voltages of parallel ESCs equivalent, eliminates the circulating current, and improves the output current sharing between parallel ESCs, but also effectively reduces the SRC.
With the number of single-phase ac loads increasing, the comparative simulation results of the output voltage u dc j , output current i j , circulating current i c1 j , output power P j , and inductance current i L j under control methods A and D are shown in Fig. 18 . In Fig. 18(a) , single group ac loads is injected into dc MG, and its active power is approximately equal to 200 W. Control method A is used to simulate for each ESC during time 0-10 ms and control method D is used to simulate for each ESC during time 10-60 ms. Initially, up to 10 ms, the output voltage of the second ESC is decreased by 1% of its nominal value 41 V and the peak-to-peak of the SRC is 1 A. At time 40 ms, the output voltage of the second ESC is equal to the output voltage of the first ESC and the peak-to-peak of the SRC is 0.4 A. Compared to control method A, control method D not only makes the output voltages of parallel ESCs equivalent, eliminates the circulating current, and improves the output current sharing between parallel ESCs, but also effectively reduces the SRC.
In Fig. 18(b) , two groups of single-phase ac loads are injected into dc MG, where active power of each group ac loads is approximately equal to 200 W. The procedure is the same as the one described above. Compared to control method A, except the peak-to-peak of the SRC increasing continuously with increase in the number of single-phase ac loads, other conditions are equal to Fig. 18(a) . Therefore, when the number of single-phase ac loads increases, the proposed control method is still applicable.
In order to verify the simulation results, the experimental platform of parallel ESCs in the low-voltage dc MG is built in Fig. 19 , which is mainly composed of the batteries, ESCs, dc/ac inverters, LC filters, and loads. The proposed control method is implemented using TMS320F2812. The detailed system parameters are shown in Table III. The comparative experiments under different control methods including cases I, II, III, and IV are shown in Figs. 20 and 21. Fig. 20 shows the experimental results of the ripple of dc bus voltage u dc , ripple of the inductance current i L1 and output current of the inverter i o . Seen from Fig. 20(a) and (b) , the peak-to-peak of the SRC is 1 A in cases I and II, and the proportion is about 20.5%. However, from Fig. 20(c) and (d) , the peak-to-peak of the SRC is 0.3 A in cases III and IV, which accounts for 6.15%. Therefore, the SRC in the inductance current is smaller in cases III and IV, which effectively reduces the SRC. Fig. 21 shows the experimental results of the ripple of dc bus voltage u dc , inductance current i L1 and output current of the inverter i o when the loads suddenly increase from 33% to 100% or suddenly decrease from 100% to 33%. Seen from Fig. 21(a) and (c) , the regulation time is 20 ms at the loads increased suddenly and the regulation time becomes 10 ms at the loads decreased abruptly in cases I and III. However, from Fig. 21(b) and (d) , the regulation time is 10 ms at the loads increase suddenly, and the regulation time becomes 5 ms at the loads decreasing abruptly in cases II and IV, which improve the dynamic performance of the system at the load mutation. Therefore, case IV not only effectively reduces the SRC, but also improves the dynamic performance of the system at the load mutation.
The single group of single-phase ac loads is injected into dc MG, and its active power is approximately equal to 200 W. The Figs. 20 and 21, the SRC suppression method by two BPFs not only effectively reduces the SRC, but also improves the dynamic performance of the system at the load mutation. So, control method D not only makes the output voltages of parallel ESCs equivalent, eliminates the circulating current, and improves the output current sharing between parallel ESCs, but also effectively reduces the SRC.
With the number of single-phase ac loads increasing, the comparative experimental results of the output voltage u dc j and circulating current i c1 j under control methods A and D are shown in Fig. 23 . In Fig. 23(a) , single group ac loads is injected into dc MG, and its active power is approximately equal to 200 W. In Fig. 23(b) , two groups of single-phase ac loads are injected into dc MG, where active power of each group ac loads is approximately equal to 200 W. Control method A is used to simulate for each ESC during time 0-10 ms, and control method D is used to simulate for each ESC during time 10-60 ms. Obviously, with the number of the same ac loads increasing, initially, up to 10 ms, the output voltage of the second ESC is decreased by 1% of its nominal value 41 V and the amplitude of the circulating current is about 1.2 A in Fig. 23(a) and 2.2 A in Fig. 23(b) . At time 40 ms, the output voltage of the second ESC is equal to the output voltage of the first ESC in Fig. 23(a) and (b) . Therefore, when the number of single-phase ac loads increases, the proposed control method is still applicable.
VI. CONCLUSION
In dc MG, when single-phase inverters with ac loads are injected into dc MG, instantaneous output power of singlephase inverters ripples at double output voltage frequency, which leads to generate the SRC. Meanwhile, the circulating current issue will arise if there is a mismatch in the output voltage deviation of parallel ESCs. In this paper, the SRC suppression by two BPFs and current sharing method is proposed, and the conclusion is summarized as follows. The SRC suppression method by two BPFs for the ESC not only effectively reduces the SRC, but also improves the dynamic performance of the system at the load mutation. Thus, the lifespan of the power converters is improved, and the current stress and conduction loss of the power switches are decreased. An adaptive droop control method by introducing the finetuning virtual resistances is adopted to reduce the output voltage deviation of parallel ESCs and effectively suppress the circulating current.
